

Name:

Enrolment No:



UNIVERSITY OF PETROLEUM AND ENERGY STUDIES

End Semester Examination, May 2020

Course: Computer System Architecture

Semester: II

Course Code: CSEG2004

Time: 12PM-2PM

Programme: BCA BFSI, IOT

Max. Marks: 80

Instructions: All questions are compulsory

	The S-R flip flop has invalid state	C or re ct	The J-K flip flop has invalid state	In co rr ec t	The S-R flip flop has race around condition	In co rr ec t	The J-K flip flop has race around condition	In co rr ec t
The difference between the output states of J-K flip flop and S-R flip flop is								
To implement full adder using 8:1 MUX, the no. of 8:1 MUX required are	1	C or re ct	3	In co rr ec t	4	In co rr ec t	2	C or re ct
Simplify $F = x'yz + x'yz' + xz$	$x'y+xz$	C or re ct	$x'y+xz$	In co rr ec t	$xy'+x'z$	In co rr ec t	$xy+x'z'$	In co rr ec t
Let $f(w,x,y,z) = \Sigma(0,4,5,7,8,9,13,15)$. Which of the following expressions are NOT equivalent to f?	$x'y'z' + w'x + y'+w + y'z+xz$	C or re ct	$w'y'z' + wx' + y'+xz$	In co rr ec t	$w'y'z' + wx'y' + xyz + xy'z$	In co rr ec t	$x'y'z' + wx' + y'+w'y$	C or re ct
Full adder circuit can be implemented by	Multi plexe rs	C or re ct	Half Adde rs	In co rr ec t	AND and OR gates	In co rr ec t	deco ders	In co rr ec t
Register that interact with the secondary storage is _____	MAR	C or re ct	PC	In co rr ec t	IR	In co rr ec t	R0	In co rr ec t

The minimum number of 2 to 1 multiplexers required to realize a 4 to 1 multiplexer is _____

The internal components of the processor are connected by _____

The Johnson counter is also known as _____

In an SR Latch made by cross coupling two NAND gates, if both S and R inputs are set to 0, then it will result in _____

ANSI stands for _____

The logic operations are implemented using _____ circuits.

In full adders the sum circuit is implemented using _____

The product of 1101 & 1011 is _____

To increase the speed of memory access in pipelining, we make use of _____

4	Processor intra-connectivity circuit	3	Processor bus	2	Memory bus	1	Ram bus
twisted ring counter	CORRECT	ring counter	CORRECT	Ripple counter	CORRECT	None of these	CORRECT
$Q=0, Q'=1$	CORRECT	$Q=1, Q'=0$	CORRECT	$Q=1, Q'=1$	CORRECT	no change	CORRECT
American National Standards Institute	CORRECT	American National Standards Institute	CORRECT	American Network Standard Interfacing	CORRECT	American Network Security Interrupt	CORRECT
Bridge	CORRECT	Logical	CORRECT	Combinatorial	CORRECT	Gate	CORRECT
And & or gates	CORRECT	NAND gate	CORRECT	XOR	CORRECT	XNOR	CORRECT
1000 1111	CORRECT	1010 1010	CORRECT	11110 000	CORRECT	1100 1100	CORRECT
Special mem	CORRECT	Special purp	CORRECT	Cache	CORRECT	Buffers	CORRECT

ory locations The same as if the carry-in is tied LOW since the least significant carry-in is ignored	ec t	ose regist ers	ec t		re ct		ec t
The result for a 4-bit parallel adder if "carry-in" is connected to HIGH is	In co rre ct	That carry-out will always be HIGH	In co rre ct	A one will be added to the final result	C or re ct	The carry-out is ignored	In co rre ct
What type of memory must be constantly refreshed?	DRA M	SRA M	In co rre ct	VRA M	In co rre ct	L1-Cache	In co rre ct
What is the minimum number of gates required to implement the boolean function (AB+C) if we have to use only 2-input NOR gates?	2	3	C or re ct	4	In co rre ct	5	In co rre ct
How many full adders are required to construct an m-bit parallel adder?	m	m-1	C or re ct	m/2	In co rre ct	m+1	In co rre ct
A combinational circuit consists of	Logic gates and a memory element	Mem ory elements only	C or re ct	Logic gates only	In co rre ct	None of these	In co rre ct
The number of NOR gates required to implement EX-NOR gate	4	3	C or re ct	5	In co rre ct	6	In co rre ct
To convert a full adder into a full subtractor	one input to carry	carry is to be complement	C or re ct	In co rre ct	sum is to be complement	In co rre ct	cannot be converted

	is to be complemented	Implemented	Execution	Element	Execution	Execution
The fetching, decoding and executing of an instruction is broken down into several time intervals. Each of these intervals, involving one or more clock period is called a	Instruction cycle	Process cycle	Machine cycle	None of these	Correct	Incorrect
The operation of gate is commutative but not associative is	NOR only on the inputs present at that instant of time	EX-OR on past outputs as well as present inputs	Correct	OR only on the past inputs	Correct	Incorrect
In a sequential circuit, the outputs at any instant of time depends	Correct	Correct	Correct	Correct	Correct	Incorrect
How many flip flops are required to build a binary counter circuit to count from 0 to 2048?	10	9	11	8	Correct	Incorrect
The master slave JK flip flop is effectively a combination of	a T and D flip flop	SR and a D flip flop sync	SR and T flip flop	two T flip flop	Correct	Incorrect
An SR Latch is a	combinational circuit	chronous sequential circuit	one bit memory element	one clock delay element	Correct	Incorrect
The present output Q_n of an edge triggered JK flipflop is logic 0. If J=1, then	will be logic 0	will be logic 1	cannot be determined	will race around	Correct	Incorrect
The registers in which data can be shifted serially or parallelly are known as _____.	Serial In-Serial Out	Serial In-Parallel	Parallel In-Parallel Out	Shift Registers	Correct	Incorrect

	Regis ters	ec t	Out Regi sters	ec t	Regist ers	ec t		ec t
Basic 4-bit shift register can be constructed using	four D flip flops	C or re ct	four T flip flops	In co rr ec t	two D flip flops	In co rr ec t	three D flip flops	In co rr ec t
On the third clock pulse, a 4-bit Johnson sequence is $Q_0 = 1, Q_1 = 1, Q_2 = 1,$ and $Q_3 = 0$. On the fourth clock pulse, the sequence is _____.	$Q_0 = 1,$ $Q_1 = 1,$ $Q_2 = 1,$ $Q_3 = 1$	C or re ct	$Q_0 = 1,$ $Q_1 = 1,$ $Q_2 = 0,$ $Q_3 = 0$	In co rr ec t	$Q_0 = 1,$ $Q_1 = 0,$ $Q_2 = 0,$ $Q_3 = 0$	In co rr ec t	$Q_0 = 0,$ $Q_1 = 0,$ $Q_2 = 0,$ $Q_3 = 0$	In co rr ec t
Computers operate on data internally in a _____ format.	tristat e	C or re ct	unive rsal	In co rr ec t	serial	C or re ct	parall el	In co rr ec t
In a 4-bit Johnson counter sequence there are a total of how many states, or bit patterns?	1	C or re ct	2	In co rr ec t	4	C or re ct	8	In co rr ec t
Hexadecimal value of binary 111111110010 is	EE2 ₁₆	C or re ct	FF2 ₁₆	In co rr ec t	2FE ₁₆	C or re ct	FD2 ₁₆	In co rr ec t
In digital electronics voltages are continously variable	FALS E	C or re ct	TRU E	In co rr ec t		C or re ct		In co rr ec t
Most computers store data in strings of _____ bits called a _____	8, word	C or re ct	16, word	In co rr ec t	16 byte	C or re ct	8 byte	In co rr ec t
In which addressing mode the operand is giving explicitly in the instruction	Absol ute	C or re ct	Direc t	In co rr ec t	Indire ct	C or re ct	Imm ediat e	In co rr ec t
_____ addressing mode is most suitable to change the normal sequence of execution of instructions.	Relati ve	C or re ct	Indir ect	In co rr ec t	Index with offset	C or re ct	Imm ediat e	In co rr ec t

_____ stores the decoded instruction.	IR	PC	In co rr ec t	Regis ters	In co rr ec t	MDR	In co rr ec t
Data in SRAM does need not to be refreshed dynamically.	TRUE	FALSE	In co rr ec t				
Characteristics of Auxilliary memory are	Relia ble	Reus able	In co rr ec t	Cost	In co rr ec t	All of the abov e	C o r r e c t
Which of the following are not magnetic storage?	Flopp y disk	CD- RO M	In co rr ec t	Magn etic tape	In co rr ec t	Hard disk	In co rr ec t
Interrupts are initiated by _____ instruction.	Intern al	Extern al	In co rr ec t	Hard ware	In co rr ec t	Soft ware	In co rr ec t
When interrupt signaled, processor executes a routine called as _____	Interr upt handl er	Interr upt cycle	In co rr ec t	Interr upt devic e	In co rr ec t	None of these	In co rr ec t
It is the part of operating system and determines the action to be taken.	I/O handl er	INT handl er	In co rr ec t	Both of these	In co rr ec t	None of these	In co rr ec t
_____ are used as operands.	Input	Data	In co rr ec t	Infor matio n	In co rr ec t	Store d Valu es	In co rr ec t
Polling leads to the CPU wastage.	TRUE	FALSE	In co rr ec t				
CAR stands for	Contr ol Addr ess Regis ter	Centr al Addr ess Regis ter	In co rr ec t	Circui t Adres s Regist er	In co rr ec t	None of these	In co rr ec t

SDRAM stands for

Synchronous Dynamic Access Memory
 Sequential Dynamic Access Memory
 Incoherent Serial Dynamic Access Memory
 Incoherent None of these

How can the processor ignore other interrupts when it is servicing one

By turning off the interrupt request line
 By disabling the devices from sending the interrupts
 By using edge-triggered request lines
 All of the above

The interrupt servicing mechanism in which the requesting device identifies itself to the processor to be serviced is

Polling
 Vectored interrupts
 Interrupt nesting
 Simultaneous request
 Incoherent Correct Incoherent Correct

Arrange the following from fastest to lowest speed : A) Main Memory B) Cache Memory C) CPU registers D) Auxilliary Memory

D-C-A-B
 C-A-D-B
 D-A-B-C
 B-C-D-A
 Incoherent Correct Incoherent Correct Incoherent Correct

Which of the following are types of Associative Memory?

Hetero Associative
 Auto associative
 None of these
 Both of these
 Incoherent Correct Incoherent Correct Incoherent Correct

CISC is an acronym for

Complex Instruction Set Computer
 Simple Instruction Set Computer
 Instruction Set Computer
 None of these
 Incoherent Correct Incoherent Correct Incoherent Correct

Convert (14.34) base 10 into binary

1011.1101
 1110.1001
 1110.0101
 1011.1101
 Incoherent Correct Incoherent Correct Incoherent Correct Incoherent Correct

Let A=1111 1010 and B=0000 1010 be two 8-bit 2's complement numbers. Their product in 2's complement is:

1100 0100
 1001 1100
 10100 101
 1101 0101

The 2's complement representation of -17 is

1011 10
 1111 10
 10111 1
 1100 01

A Boolean function $x'y' + xy + x'y$ is equivalent to:

$x' + y'$
 $x + y$
 $x + y'$
 $x' + y$

The switching expression corresponding to $f(A,B,C,D) = \Sigma(1,4,5,9,11,12)$

$BC'D' + A'C'$
 $D+A$
 $B'D$
 $ABC' + AC$
 $D+B'$
 $C'D$
 $ACD' + A'B$
 $C'+A'$
 $C'D'$
 $A'B$
 $D+A$
 $CD'+BCD'$

Flip flops will be used for clock circuits and latches are used for asynchronous.

TRUE
 FALSE

Transparent latches can also be called as

Full flip flops
 Half flip flops
 Level flip flops

Which of the following is the characteristic of RAM?

Slow
 Unreliable
 Volatile
 Bulky

_____ is used to store one bit of data.

Registers
 Flipflops
 Encoder
 Decoder

Von Neumann architecture is

SISD
 Multiple Instruction
 Single Data
 SIMD
 Multiple Instruction
 Multiple Data
 MIMD
 Memory Instruction
 Memory
 MISD
 Memory Instruction
 Memory
 Memory Instruction
 Memory
 Memory Instruction
 Memory

MIMD Stands for

Multiple Instruction
 Multiple Data
 Memory Instruction
 Memory
 Memory Instruction
 Memory
 Memory Instruction
 Memory

Combinational Logic circuit that sends data coming from single source to two or more destinations is

ple Data	In	ory Data	In	ple Data	In	ory Data	
	co		co		co		C
	rr		rr		rr	Dem	or
Deco	ec	Enco	ec	Multi	ec	multipl	re
der	t	der	t	plexer	t	exer	ct

A source program is usually in _____

Asse	In	Mac	In	High-	C	Natur	In
mblly	co	hine	co	level	or	al	co
langu	rr	level	rr	langu	re	langu	rr
age	ec	langu	ec	age	ct	age	ec
	t	age	t				t

PC is also called as

Instru	C	Mem	co	Data	co	File	co
point	or	ory	rr	count	rr	point	rr
er	re	Point	ec	er	ec	er	ec
	ct	er	t		t		t

The register that keeps track of the instructions in the program stored in memory is:

Contr	In	Progr	C	Status	co	Direc	co
ol	co	am	or	Regist	rr	t	rr
Regis	ec	Coun	re	er	ec	Regis	ec
ter	t	ter	ct		t	ter	t

During the execution of a program which gets initialized first ?

	In		C		In		In
	co		or		co	None	co
	rr		re		rr	of	rr
IR	ec	PC	ct	MAR	t	these	ec
	t						t

NOT gate operation can also be called as

invert	C	conv	rr	revers	ec	rever	ec
ing	or	ertin	ec	ing	rr	ting	ec
	re	g	t		t		t
	ct						

In basic computer _____ bit of the instruction specifies the _____.

15,	C	16,	co	15,	co	16,	co
addre	or	opco	rr	opcod	rr	addre	rr
ssing	re	de	ec	e	ec	ssing	ec
mode	ct		t		t	mode	t

Scratch register to store intermediate results is known as

Perm	In	Regu	co	Temp	C	None	co
anent	co	lar	rr	orary	or	of	rr
Regis	ec	Regi	ec	Regist	re	these	ec
ter	t	ster	t	er	ct		t

MIPS stands for

Multi		Milli		Mem			
ple		ory		ory			
Instru	In	Instr	C	Instru	In		In
ctions	co	uctio	or	ctions	co		co
execu	rr	ns	re	execu	rr		rr
ted	ec	exec	ct	ted	ec		ec
per	t	uted		Per	t	None	t
secon		Per		secon		of	
d				d		these	

If more than one adder is available in a CPU, all adders can work simultaneously for consecutive instructions. The technique is known as

The Input Register (INPR) holds an _____ bit character gotten from an input device.

_____ is a Universal gate.

To store data in a computer the 8 bit encoding format used is _____

A logical function of three variables is given as $f(A,B,C)=(A+BC)(B+C'A)$. The canonical SOP form is:

	Multi Scala r Arch itectur e	In co rr ect	Seco nd Supe rScal ar Arch itectu re	Cor rect	Both of these	In co rr ect	None of these	In co rr ect
		In co rr ect	In co rr ect	Cor rect	8	Cor rect	10	In co rr ect
	4	In co rr ect	6	Cor rect	NOT gate	In co rr ect	AND gate	In co rr ect
	NOR gate	In co rr ect	NAN D gate	Cor rect		In co rr ect		In co rr ect
	ASCI I	In co rr ect	EBC DIC	Cor rect	ANCI	In co rr ect	USCI I	In co rr ect
	$\sum(2,4,8,10)$	In co rr ect	$\sum(2,4,6,7)$	Cor rect	$\sum(3,5,8,9)$	In co rr ect	$\sum(3,4,6,7)$	Cor rect